

MOS INTEGRATED CIRCUIT μ PD16432B

1/8, 1/15 DUTY LCD CONTROLLER/DRIVER

DESCRIPTION

The μ PD16432B is a controller/driver with 1/8 and 1/15 duty dot matrix LCD display capability. It has 60 segment outputs, 10 common outputs, and 5 dual segment/common outputs, giving a maximum display capability of 12 columns \times 2 lines (at 1/15 duty).

LED drive outputs, key scanning key source outputs, and key data inputs are also provided, making it ideal for use in a car stereo front panel, etc.

FEATURES

- Dot matrix LCD controller/driver
- Pictograph display segment drive capability (MAX. 64)
- LCD driver unit power supply VLCD independently settable (MAX. 10 V)
- On-chip key scan circuit (8 × 4 matrix)
- Alphanumeric character and symbol display capability provided by on-chip ROM (5×7 dots) 240 characters + 16 user-defined characters
- · Display contents

1/8 duty: 13 columns \times 1 line, 64 pictograph displays, 4 LEDs 1/15 duty: 12 columns \times 2 lines, 60 pictograph displays, 4 LEDs

- Serial data input/output (SCK, STB, DATA)
- On-chip oscillator
- · Reduced power consumption possible using standby mode

ORDERING INFORMATION

Part Number	Package
μPD16432BGC-001-9EU	100-PIN PLASTIC TQFP (FINE PITCH, 14 × 14), Standard ROM code

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




CONTENT

1.	BLC	OCK DIAGRAM	3						
2.	PIN	CONFIGURATION (Top view)	4						
3.	PIN	DESCRIPTIONS	5						
4.	PIN	FUNCTION	6						
	4.1	LCD Display	6						
	4.2	Character Codes and Character Patterns	7						
	4.3	DISPLAY RAM ADDRESSES	8						
	4.4	Pictograph Display RAM Addresses	8						
	4.5	CGRAM Column Addresses	9						
	4.6	Configuring a Key Matrix	10						
	4.7	Construction of Key Data RAM	12						
	4.8	Key Input Equivalent Circuit	12						
	4.9	Key Request (KEY REQ)	13						
	4.10	LED Output Latch Configuration	13						
	4.11	Commands	14						
	4.12	Standby Mode	17						
	4.13	SERIAL COMMUNICATION FORMATS	19						
5.	ELE	CTRICAL SPECIFICATIONS	20						
6.	ACCESS PROCEDURES								
	6.1	Initialization	29						
	6.2	Display Data Rewrite (Address Setting)	31						
	6.3	Key Data Read	32						
	6.4	CGRAM Write	33						
	6.5	Standby (Released by Status Command)	34						
	6.6	Standby (Released by KEYn)	35						
7.	μ PD	16432B APPLICATION CIRCUITS	36						
	7.1	Example 1 of μ PD16432B application circuit	36						
	7.2	Example 2 of µPD16432B application circuit	37						
8.	PAC	CKAGE DRAWING	38						
9.	REC	COMMENDED SOLDERING CONDITIONS	39						




1. BLOCK DIAGRAM



2. PIN CONFIGURATION (Top view)

• μPD16432BGC-001-9EU





3. PIN DESCRIPTIONS

Symbol	Pin Name	Pin No.	1/0	Function
SEG1/KS1 to	Segment /key source dual-	26 to 33	0	Pins with dual function as dot matrix LCD segment
SEG8/KS8	function			outputs and key scanning key source outputs
SEG ₉ to SEG ₆₀	Segment	34 to 85	0	Dot matrix LCD segment outputs
SEG61/COM14 to	Segment /common dual-	86 to 90	0	Switchable to either dot matrix LCD segment outputs
SEG85/COM10	function			or common outputs
COMo to COMo	Common	91 to 100	0	Dot matrix LCD common outputs
LED1 to LED4	LED	1 to 4	0	LED outputs are Nch open-drain
SCK	Shift clock	17	1	Data shift clock.
				Data is read on rising edge, and output on falling edge.
DATA	Data	18	1/0	Performs input of commands, key data, etc., and key
				data output. Input is performed from the MSB on the
				rise of the shift clock, and the first 8 bits are
				recognized as a command. Output is performed from
				the MSB on the fall of the shift clock.
				Output is Nch open-drain.
STB	Strobe	19	1	Data input is enabled when "H". Command processing
				is performed on a fall.
KEY REQ	Key request	16	0	"H" if there is key data, "L" if there is none. Key data can
				be read irrespective of the state of this pin. Output is
				CMOS output.
RESET	Reset	15	1	Initial state is set when "L".
LCD OFF	LCD off	14	1	When "L", a forced LCD off operation is performed,
				and SEG _n & COM _n output the unselected waveform.
SYNC	Synchronization	13	1/0	Synchronization signal input/output pin. When 2 or
				more chips are used, wired-OR connection is made to
				each chip. A pull-up resistor is also required when one
				chip is used.
OSCIN	Oscillation	20	1	Connect oscillator resistor.
				When an external oscillator is used, input a clock
ОЅСоит		21	0	signal to the OSC₁ℕ pin and leave the OSCouт pin
				open, depending on the setting status of the CLS pin.
KEY1 to KEY4	Key data	22 to 25	I	Key scanning key data inputs
V dd	Logic power supply	12	_	Internal logic power supply pin
V ss	GND	5	-	GND pin
VLCD	LCD drive voltage	11	-	LCD drive power supply pin
VLC1 to VLC5	LCD drive power supply	10 to 6	_	Dot matrix LCD drive power supply. Connect VLC5 to
				ground when an internal oscillator is used.

*


*

4. PIN FUNCTION


4.1 LCD Display

In the μ PD16432B LCD display, a 5 \times 7-segment display and pictograph display segments can be driven. The pictograph display segment common output is allocated to COMo, and up to 64 can be driven.

(1) Example of 1/8 duty connections




(2) Example of 1/15 duty connections



4.2 Character Codes and Character Patterns

The relation between character codes and character patterns is shown below. Character codes 00H to 0FH are allocated to CGRAM.


Character codes 10H to 1FH and E0H to FFH are undefined.





4.3 Display RAM Addresses

Display RAM addresses are allocated as shown below irrespective of the display mode.



4.4 Pictograph Display RAM Addresses

Pictograph display RAM addresses are allocated as shown below.

A d drass			Segi	ment (Output	No.		
Address	b7	b6	b5	b4	b3	b2	b1	b0
00H	1	2	3	4	5	6	7	8
01H	တ	10	11	12	13	14	15	16
02H	17	18	19	20	21	22	23	24
03H	25	26	27	28	29	30	31	32
04H	33	34	35	36	37	38	39	40
05H	41	42	43	44	45	46	47	48
06H	49	50	51	52	53	54	55	56
07H	57	58	59	60	61	62	63	64

Remark When 1/15 duty is used (12 columns × 2 lines), 61 to 64 are disabled.

4.5 CGRAM Column Addresses

A maximum of any sixteen 5×7 -dot characters can be written in CGRAM. The row address within one character is allocated as shown below, and is specified by bits b7 to b5.

The character code for which a write is to be performed must be specified beforehand with an address setting command.

Row	Dot Data										
Address	b7	b6	b5	b4	b3	b2	b1	b0			
00H	0	0	0	\nearrow		\mathcal{I}	×	×			
01H	0	0	1	<i>*</i>	\mathcal{I}	\mathcal{I}	\nearrow	*			
02H	0	1	0	*	<i>X</i>	<i>X</i>	*	×			
03H	0	1	1	*	*	<i>y</i>	\nearrow	\mathcal{I}			
04H	1	0	0	*	<i>y</i>	*	<i>X</i>	*			
05H	1	0	1	*	<i>y</i>	*	*	×			
06H	1	1	0	*	<i>y</i>	*	*	*			
	Rov	w Add	ress	Font Data							
					(5	×7 Do	ots)				

Remark *: Font data (1: ON, 0: OFF)





★ 4.6 Configuring a Key Matrix

Examples of key matrix configurations are shown below.

(1) Assumed case when 3 or more keys simultaneously pressed


A configuration example is shown below. In this kind of configuration, between 0 and 32 switches in the ON state can be identified.






(2) Assumed case when 2 or fewer keys simultaneously pressed

A configuration example is shown below. In this kind of configuration, between 0 and 2 switches in the ON state can be identified.






Diode A

In this example, if 3 or more keys are simultaneously pressed, switches in the OFF state may be inadvertently judged as being ON.


Take, for example, the case shown below where SW2 to SW4 are ON and KS1 is selected (low level). Normally, the I1 current would flow and SW3 would be detected as being in the ON state. However, because SW2 and SW4 are ON, the I2 current flows, and SW1 is mistakenly identified as being ON.



Also, if diode A is not connected, not only will the key data be unable to be read correctly, but the LCD may also be affected and the IC damaged or its characteristics degraded.

Take, for example, the case shown below where SW1 and SW2 are ON, and KS1 is selected (low level). In this case, in addition to I1, which is the current that normally flows, the short current between KS1 and KS2 (I2) also flows, potentially causing the following three problems.


- <1> Incorrect transmission of the level to KEY2 will prevent the key data from being latched properly.
- <2> Because KS1 and KS2 have alternate functions as SEG outputs, the LCD will not display correctly.
- <3> The flowing of the short current between KS₂ (high level) and KS₁ (low level) (I2) will damage or degrade the IC.






4.7 Construction of Key Data RAM

Key data is stored as shown below, and is read in MSB-first order by a read command.



4.8 Key Input Equivalent Circuit



Remark In the event of key source output, the pull-up control signal becomes "H", and the pull-up transistor is turned on.

4.9 Key Request (KEY REQ)


A key request is output as shown below according to the state.

State	KEY REQ ^{Note}	Key Scan Internal Pull-Up Resistor
In key scan operation	High level is output while any key data is "1". ^{Note}	During key scan : ON During display : OFF
In standby mode or when SEGn & COMn are fixed at VLcs	High level is output in case of key input only.	Always ON
When key scanning is stopped	Fixed at low level	Always OFF

Note KEY REQ does not become low until the key data is all "0" (It is not synchronized with the key data reads).

4.10 LED Output Latch Configuration

The low-order 4 bits of the LED output latch are enabled, and the high-order 4 bits disabled, as shown below.



13



4.11 Commands

Commands set the display mode and status.


The first byte after a rise edge on the STB pin is regarded as a command.

If STB is driven low during command/data transfer, serial communication is initialized and the command/data being transferred is invalidated (However, a command or data that has already been transferred is valid).

(1) Display Setting Command

This command initializes the μ PD16432B, and sets the duty, number of segments, number of commons, master/slave operation, and the drive voltage supply method. When multiple chips are used, only the chip that sent the command is enabled. If initialization is performed during display, the display may be affected (especially when multiple chips are used).


The state set when this command is executed is: LCD off, LED on, key scanning stopped. To restart the display, it is necessary to execute "status command" normal operation. However, nothing is done if the same mode is selected.



Note Please set only one μ PD16432B to master, and the other to slave when in multi-chip mode. And please set to master, when in single chip mode.


(2) Data Setting Command

Sets the data write mode, read mode, and address increment mode.



(3) Address Setting Command

Sets the display data RAM or character display RAM address.




Caution If an unspecified address is set, data cannot be written until a correct address is next set.

The address is not incremented even in increment mode.



(4) Status Command

Controls the status of the μ PD16432.



Notes 1. The following states are use prohibited modes, and key scanning does not operate if these states are set.

	0	0	1	0	0	0
	0	0	1	1	0	0

2. The key data input operation is stopped. The key source signals from SEGn pin are output even in this state.

4.12 Standby Mode

If standby mode is selected with bit b4 of the status command, the following state is set irrespective of bits b3 to b0 of the status command.

- (1) LCD forced off (SEGn, COMn = VLC5)
- (2) LED forced off
- (3) Key scanning stopped (but KEYn = key input wait)
- (4) OSC stopped

There are two ways of releasing standby mode, as follows:

- (a) Using Status Command
- (b)Using KEYn

(a) Using Status Command

Select normal operation with bit b4 of the status command.

Table 4-1 Example of Use of Status Command

ſ	lka na	STB	Command/Data								Description	
	Item	SIB	b7	b6	b5	b4	b3	b2	b1	b0	Description	
	Standby mode	L										
	Status command	Н	1	1	0	0	0	0	0	0	Standby release (OSC oscillation start), LCD control off (SEG _n , COM _n = V _{LC5}), LED forced off, key scanning stopped	
	Standby transition time	L									10 μs ^{Note}	
	Status command	Н	1	1	0	0	1	1	1	0	Normal operation	
	End	L										

Note If LCD normal operation or key scan operation is initiated within the standby transition time, the LCD may flicker.

17



(b) Using KEYn

If any key is set to the ON state, the standby mode is released and OSC oscillation starts. Also, KEY REQ is set to "H", informing the microcomputer that a key has been pressed and standby mode has been released. In this state, the key data is not memorized, and therefore it is necessary to set key scanning to the normal state after the standby transition time, and fetch the key data.

Table 4-2 Example of Use of KEYn


lto m	STB	Command/Data								Description
Item	316	b7	b6	b5	b4	b3	b2	b1	b0	Description
Standby mode	L									
Key data present	L									Standby release (KEY REQ = H, OSC oscillation start)
Standby transition time	L									10 μs ^{Note}
Status command	Н	1	1	0	0	1	0	0	1	LCD forced off (unselected waveform), LED forced off, key scan operation
Key scan	L									1 frame or more
Data setting command	Н	0	1	0	0	0	1	0	0	Key data read, address increment
Key data	Н	*	*	*	*	*	*	*	*	For KS8, KS7
Key data	Н	*	*	*	*	*	*	*	*	For KS6, KS5
Key data	Н	*	*	*	*	*	*	*	*	For KS ₄ , KS ₃
Key data	Н	*	*	*	*	*	*	*	*	For KS ₂ , KS ₁
End	L									Key distinction

Note If LCD normal operation or key scan operation is initiated within the standby transition time, the LCD may flicker.


Remark *: key data (1:ON, 0:OFF)

4.13 Serial Communication Formats

(1) Reception (Command/Data Write)



(2) Transmission (Command/Data Read)



Caution As the DATA pin is an Nch open-drain output, a pull-up resistor must be connected externally (1 $k\Omega$ to 10 $k\Omega$).

19



5. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25℃, Vss = 0 V)

Parameter	Symbol	Rating	Unit
Logic supply voltage	V _{DD}	-0.3 to +7.0	V
Logic input voltage	VIN	-0.3 to +V _{DD} + 0.3	V
Logic output voltage (Dout, LEDn)	Vout	-0.3 to +7.0	V
LCD drive supply voltage	V _{LCD}	-0.3 to +12.0	V
LCD drive power supply input	VLC1 to VLC5	-0.3 to +VLCD + 0.3	٧
voltage			
Driver output voltage	V оит2	-0.3 to +VLCD + 0.3	V
(Segment, Common)			
LED drive current	lo _{L1}	20	mA
Package allowable dissipation	Рт	1000	mW
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature range	Tstg	–55 to +150	°C

★ Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Ranges

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic supply voltage	V _{DD}		2.7	5.0	5.5	V
LCD drive supply voltage	VLCD		VDD	8.0	10.0	V
Logic input voltage	Vin		0		VDD	V
Driver input voltage	VLCD1 to VLCD5		0		VLCD	V
LED drive current	lo _{L1}				15	mA



Electrical Characteristics (Unless specified otherwise, $T_A = -40$ to +85°C, $V_{DD} = 5$ V ± 10 %, $V_{LCD} = 8$ V ± 10 %)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	ViH		0.7 V _{DD}		V _{DD}	V
Low-level input voltage	VIL		0		0.3 V _{DD}	V
High-level input current	Ін	SCK, STB, LCDOFF, RESET,			1	μΑ
		KEY1 to KEY4				
Low-level input current	lıL	SCK, STB, LCD OFF, RESET,			-1	μΑ
		KEY1 to KEY4				
Low-level output voltage	V _{OL1}	LED ₁ to LED ₄ , lo _L 1 = 15 mA			1.0	V
High-level output voltage	V _{OH2}	OSCout, KEY REQ, IoH2 = -1 mA	0.9 V dd			V
Low-level output voltage	V _{OL2}	DATA, OSCout, SYNC, Iol2 = 4 mA			0.1 V _{DD}	٧
High-level leak current	ILOH2	DATA, SYNC, VIN/OUT = VDD			1	μΑ
Low-level leak current	ILOL2	DATA, SYNC, VIN/OUT = Vss			-1	μΑ
Common output ON-	Rcom	V_{LCD} to $V_{LC5} \rightarrow COM_0$ to COM_{14} ,			2.4	kΩ
resistance		lo = 100 µA				
Segment output ON-	Rseg	V_{LCD} to $V_{LC5} \rightarrow SEG_1$ to SEG_{60} ,			4.0	kΩ
resistance		lo = 100 μA				
Current consumption	I _{DD1}	Normal operation Note, VI = VDD or Vss,			500	μΑ
(Logic)		fosc = 250 kHz				
	I _{DD2}	Standby mode, V _I = V _{DD} or V _{SS} ,			5	μΑ
		fosc stopped				
Current consumption	ILCD1	Normal operation, internal bias selected,			1000	μΑ
(Driver)		no load				
	ILCD2	Standby mode, internal bias used,			5	μΑ
		no load				

Note Normal operation: VDD = 5 V, VLCD = 8 V



Switching Characreristics (Unless Specified Otherwise, T_A = -40 to +85°C, V DD = VLCD = 5 V \pm 10%, R_L = 5 k Ω , C_L = 150 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillator frequency	fosc	R = 100 kΩ	175	250	325	kHz
Output data delay time	tpzL	$SCK \downarrow \to DATA \downarrow$			100	ns
Output data delay time	t _{PLZ}	SCK ↓ → DATA ↑			300	ns
SYNC delay time	tosync				1.5	μs

Remarks 1. The time for one frame is found as follows.

1 frame = 1/fosc \times 128 clocks \times duty number + 1/fosc \times 64 clocks


If fosc = 250 kHz and duty = 1/15, 1 frame = 4 μ s × 128 × 15 + 4 μ s × 64 = 7.94 ms

2. TYP. values are reference values for $T_A = 25$ °C.

Required Timing Conditions (Unless Specified Otherwise, TA = -40 to +85°C, V DD = 5 V $\pm 10\%$, VLCD = 8 V $\pm 10\%$, RL = 5 k Ω , CL = 150 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock frequency	fosc	OSC _{IN} external clock	100		500	kHz
High-level clock pulse width	twнc	OSC৷৷ external clock	1		5	μs
Low-level clock pulse width	twlc	OSC _{IN} external clock	1		5	μs
Shift-clock cycle	t cyk	SCK	900			ns
High-level shift clock pulse width	twнк	SCK	400			ns
Low-level shift clock pulse width	twlk	SCK	400			ns
Shift clock hold time	tнsтвк	STB ↑ → SCK ↓	1.5			μs
Data setup time	tɒs	DATA → SCK ↑	100			ns
Data hold time	tон	SCK ↑ → DATA	200			ns
STB hold time	tнкsтв	$SCK \uparrow \rightarrow \overline{STB} \downarrow$	1			μs
STB hold time	twsтв		1			μs
Wait time	t wait	8th SCK \uparrow \rightarrow 9th SCK \downarrow , in data	1			μs
		read				
SYNC removal time	t srem		250			ns
Standby transition time	tрsтв		10			μs
Reset pulse width	twrs	RESET	0.1			μs
Power-ON reset time	t PON	From Power-ON	4			CLK

Output Load Circuit





SCK

DATA


Switching Specifications Waveform Diagrams (1/2)

 V_{IL}

t_{DH}


tos


VIH






Switching Specification Waveform Diagrams (2/2)










Output Waveforms


(1) 1/8 Duty (1/4 Bias: VLc2: VLc3)

* Key scan period VLCD V_{LC1} COMo V_{LC2} V_{LC4} V_{LC5} V_{LCD} V_{LC1} COM₁ V_{LC2} V_{LC4} V_{LC5} VLCD V_{LC1} COM₇ V_{LC2} V_{LC4} V_{LC5} V_{LCD} V_{LC1} SEG₁ V_{LC2} V_{LC4} V_{LC5} V_{LCD} V_{LC1} SEG₂ V_{LC2} V_{LC4} V_{LC5} VLCD 3/4VLCD SEG1-COM0 2/4VLCD 1/4VLCD 0 -1/4VLCD -2/4VLCD -3/4VLCD -VLCD VLCD 3/4VLCD SEG1-COM1 2/4VLCD 1/4VLCD 0 $-1/4V_{\text{LCD}}$ -2/4VLCD -3/4VLCD -VLCD 256 μs $512 \, \mu \mathrm{s}$ 4.4 ms


Enlargement of Key Scan Period



(2) 1/15 Duty (1/5 Bias)



Enlargement of Key Scan Period







6. ACCESS PROCEDURES

Access procedures are illustrated below by means of flowcharts and timing charts.


6.1 Initialization

(1) Flowchart






(2) Timing chart






6.2 Display Data Rewrite (Address Setting)

(1) Flowchart



(2) Timing chart




31




6.3 Key Data Read

(1) Flowchart



(2) Timing chart




Cautions 1. Wait time t_{WAIT} (1 μ s) is necessary from the rise of the 8th shift clock of command 1 until the fall of the 1st shift clock of data 1.

2. KEY REQ does not become low until the key data is all "0". (It is not synchronized with the key data reads.)




6.4 CGRAM Write

(1) Flowchart



(2) Timing chart




33




6.5 Standby (Released by Status Command)

(1) Flowchart




(2) Timing chart






6.6 Standby (Released by KEYn)

(1) Flowchart



(2) Timing chart




35



\star 7. μ PD16432B APPLICATION CIRCUITS

7.1 Example 1 of μ PD16432B application circuit


(With internal power supply circuit, 1/15 duty)





7.2 Example 2 of μ PD16432B application circuit


(With external drive circuit, 1/15 duty)







8. PACKAGE DRAWING

100-PIN PLASTIC TQFP (FINE PITCH) (14x14)



detail of lead end





NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	16.0±0.2
В	14.0±0.2
С	14.0±0.2
D	16.0±0.2
F	1.0
G	1.0
Н	$0.22^{+0.05}_{-0.04}$
I	0.10
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.145^{+0.055}_{-0.045}$
N	0.10
Р	1.0±0.1
Q	0.1±0.05
R	3°+7°
s	1.27 MAX.
	S100GC-50-9EU-2



9. RECOMMENDED SOLDERING CONDITIONS

The μ PD16432B should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual(C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

 μ PD16432BGC-001-9EU : 100-PIN PLASTIC TQFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended
		Soldering Condition Symbol
Infrared reflow	Package peak temperature : 235°C, Time : 30 sec. MAX. (at 210 or higher),	IR35-107-3
	Count : 3 times or less.	
	Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours)	
VPS	Package peak temperature : 235°C, Time : 40 sec. MAX. (at 210 or higher),	VP15-107-3
	Count : 3 times or less.	
	Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours).	
Partial heating	Pin temperature: 300°C MAX., Time: 3 seconds MAX. (per side of device)	_

Note After opening the dry pack, store it at 25°C ro less and 65% RH or less for the allowable storeage period.

Caution Do not use different soldering methods together (except the partial heating).

39



[MEMO]



[MEMO]



[MEMO]

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Data Sheet S11092EJ6V0DS 43



REFERENCE DOCUMENTS

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212)
Semiconductor Device Mounting Technology Manual (C10535E)

- The information in this document is current as of December, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4