The MT15 architecture

MT15 is a CPU for architecture exploration.

This article describes most of the hardware.

Because of the high amount of text, the Instruction
decoder/sequencer will be discussed in a separate
article.

• Data path block diagram
• Clock generation
• Logic gates
• Flipflops
• ALU
• Carry chain
• Carry in/out multiplexer
• Flags

[UP] [NEXT]

(c) Dieter Mueller 2005