The TREX architecture

TREX is a TTL RISC experiment,

a 32 Bit CPU with a minimalistic instruction set.

This article describes, what some of the function blocks may
look like, how they are connected, and how a serious bug
went into our design.

• Foreword
• Architectures
• Building Registers
• Shift, Zero, Overflow
• Status Register
• The bug stops here
• PC/LR swap, predecoder
• Conclusion

[UP] [NEXT]

(c) Dieter Mueller 2007, 2008