The 65k Project - Testing
(C) 2010-2011 André Fachat
Before knowing whether a system works as expected, you need to test it. This page describes the test setup (as is currently planned).
As the processor is implemented as VHDL, there are two test options - one is to implement it in a programmable logic device, but also simulating the VHDL directly on a PC. Both type of tests are (will be) described here.
This content is licensed under the Creative Commons Attribution Share-Alike license, CC-BY-SA version 3.0.
Note this "content" includes this web page, but does not include the 6502.org header and the left and right web page columns. Click on the "Maximize" link to see the contents covered by this license.
The content comes with no warranty at all! There is no guarantee and no promise that this specification is correct, consistent, will actually work, or will ever be implemented at all.
To my understanding the techniques described here have been used by various processors for decades already. Still there is no guarantee that a processor according to this spec would not be covered by some patents.
Subject to change without notice!
- André Fachat - initial author: 8bit Homepage
This section describes the changes to the document:
The VHDL implementation will be written compatible to the GHDL compiler of the GNU compiler collection. The GHDL compiler allows to simulate VHDL code. It also allows to link C-code to the VHDL code during the link process. Therefore the VHDL test cases will be controlled using code written in C, that allows to load test data input from files and use it for example as ROM content, and compare VHDL simulation output with other test data also read from a file. This way test cases can easily be written, with test data as 65k executable code being provided as a file, and output comparable with pre-computed data.
Return to Homepage